%PDF- <> %âãÏÓ endobj 2 0 obj <> endobj 3 0 obj <>/ExtGState<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/Annots[ 28 0 R 29 0 R] /MediaBox[ 0 0 595.5 842.25] /Contents 4 0 R/Group<>/Tabs/S>> endobj ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµùÕ5sLOšuY>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<> endobj 2 0 obj<>endobj 2 0 obj<>es 3 0 R>> endobj 2 0 obj<> ox[ 0.000000 0.000000 609.600000 935.600000]/Fi endobj 3 0 obj<> endobj 7 1 obj<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI]>>/Subtype/Form>> stream
/* mach/dma.h - arch-specific DMA defines * * Copyright 2004-2008 Analog Devices Inc. * * Licensed under the GPL-2 or later. */ #ifndef _MACH_DMA_H_ #define _MACH_DMA_H_ #define MAX_DMA_CHANNELS 16 #define CH_PPI 0 /* PPI receive/transmit */ #define CH_EMAC_RX 1 /* Ethernet MAC receive */ #define CH_EMAC_TX 2 /* Ethernet MAC transmit */ #define CH_SPORT0_RX 3 /* SPORT0 receive */ #define CH_SPORT0_TX 4 /* SPORT0 transmit */ #define CH_RSI 4 /* RSI */ #define CH_SPORT1_RX 5 /* SPORT1 receive */ #define CH_SPI1 5 /* SPI1 transmit/receive */ #define CH_SPORT1_TX 6 /* SPORT1 transmit */ #define CH_SPI0 7 /* SPI0 transmit/receive */ #define CH_UART0_RX 8 /* UART0 receive */ #define CH_UART0_TX 9 /* UART0 transmit */ #define CH_UART1_RX 10 /* UART1 receive */ #define CH_UART1_TX 11 /* UART1 transmit */ #define CH_MEM_STREAM0_SRC 12 /* RX */ #define CH_MEM_STREAM0_DEST 13 /* TX */ #define CH_MEM_STREAM1_SRC 14 /* RX */ #define CH_MEM_STREAM1_DEST 15 /* TX */ #endif