%PDF- <> %âãÏÓ endobj 2 0 obj <> endobj 3 0 obj <>/ExtGState<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/Annots[ 28 0 R 29 0 R] /MediaBox[ 0 0 595.5 842.25] /Contents 4 0 R/Group<>/Tabs/S>> endobj ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµùÕ5sLOšuY>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<> endobj 2 0 obj<>endobj 2 0 obj<>es 3 0 R>> endobj 2 0 obj<> ox[ 0.000000 0.000000 609.600000 935.600000]/Fi endobj 3 0 obj<> endobj 7 1 obj<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI]>>/Subtype/Form>> stream
/* SPDX-License-Identifier: GPL-2.0 */ /* * This header provides constants clk index STMicroelectronics * STiH410 SoC. */ #ifndef _DT_BINDINGS_CLK_STIH410 #define _DT_BINDINGS_CLK_STIH410 #include "stih407-clks.h" /* STiH410 introduces new clock outputs compared to STiH407 */ /* CLOCKGEN C0 */ #define CLK_TX_ICN_HADES 32 #define CLK_RX_ICN_HADES 33 #define CLK_ICN_REG_16 34 #define CLK_PP_HADES 35 #define CLK_CLUST_HADES 36 #define CLK_HWPE_HADES 37 #define CLK_FC_HADES 38 /* CLOCKGEN D0 */ #define CLK_PCMR10_MASTER 4 #define CLK_USB2_PHY 5 #endif