%PDF- <> %âãÏÓ endobj 2 0 obj <> endobj 3 0 obj <>/ExtGState<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/Annots[ 28 0 R 29 0 R] /MediaBox[ 0 0 595.5 842.25] /Contents 4 0 R/Group<>/Tabs/S>> endobj ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµùÕ5sLOšuY>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<> endobj 2 0 obj<>endobj 2 0 obj<>es 3 0 R>> endobj 2 0 obj<> ox[ 0.000000 0.000000 609.600000 935.600000]/Fi endobj 3 0 obj<> endobj 7 1 obj<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI]>>/Subtype/Form>> stream
/* SPDX-License-Identifier: GPL-2.0 * * Copyright (C) 2018 Renesas Electronics Corp. * */ #ifndef __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__ #define __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__ #include <dt-bindings/clock/renesas-cpg-mssr.h> /* R7S9210 CPG Core Clocks */ #define R7S9210_CLK_I 0 #define R7S9210_CLK_G 1 #define R7S9210_CLK_B 2 #define R7S9210_CLK_P1 3 #define R7S9210_CLK_P1C 4 #define R7S9210_CLK_P0 5 #endif /* __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__ */